上海双岭电子有限公司

CC4052

DIFFERENT 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

- LOW "ON" RESISTANCE : 125Ω (Typ.) OVER 15V p.p SIGNAL-INPUT RANGE FOR V_{DD} - V_{EE} = 15V
- HIGH "OFF" RESISTANCE : CHANNEL LEAKAGE ± 100pA (Typ.) at V_{DD} - V_{EE} = 18V
- BINARY ADDRESS DECODING ON CHIP
- HIGH DEGREE OF LINEARITY : < 0.5% DISTORTION TYP. at f_{IS} = 1KHz, V_{IS} = 5 V_{pp}, V_{DD} - V_{SS} ≥ 10V, RL = 10KΩ
- VERY LOW QUIESCENT POWER DISSIPATION UNDER ALL DIGITAL CONTROL INPUT AND SUPPLY CONDITIONS : 0.2 μW (Typ.) at V_{DD} - V_{SS} = V_{DD} - V_{EE} =10V
- MATCHED SWITCH CHARACTERISTICS : R_{ON} = 5Ω (Typ.) FOR V_{DD} - V_{EE} = 15V
- WIDE RANGE OF DIGITAL AND ANALOG SIGNAL LEVELS : DIGITAL 3 to 20, ANALOG TO 20V p.p.
- QUIESCENT CURRENT SPECIF. UP TO 20V
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT I_I = 100nA (MAX) AT V_{DD} = 18V T_A = 25°C
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"



DIP

ORDER CODES

PACKAGE	TUBE	T & R
DIP	CC4052	

DESCRIPTION

The CC4052 is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. The CC4052 analog multiplexer/demultiplexer is a digitally controlled analog switch having low ON impedance and very low OFF leakage current. This multiplexer circuit dissipate extremely low quiescent power over the full V_{DD} - V_{SS} and V_{DD} - V_{EE} supply voltage range, independent of the logic state of the control signals.
When a logic "1" is present at the inhibit input terminal all channel are off. This device is a differential 4-channel multiplexer having two binary control inputs, A and B and an inhibit input. The two binary input signals selects 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

PIN CONNECTION



INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
10, 9	A, B	Binary Control Inputs
6	INH	Inhibit Inputs
12, 14, 15, 11	0X to 3X CHANNEL IN/OUT	X channels Input/Output
1, 5, 2, 4	0Y to 3Y CHANNEL IN/OUT	Y channels Input/Output
3	COM Y OUT/ IN	Y Common Output/Input
13	COM X OUT/ IN	X Common Output/Input
7	V_{EE}	Supply Voltage
8	V_{SS}	Negative Supply Voltage
16	V_{DD}	Positive Supply Voltage

TRUTH TABLE

INHIBIT	B	A	
0	0	0	0x, 0y
0	0	1	1x, 1y
0	1	0	2x, 2y
0	1	1	3x, 3y
1	X	X	NONE

X : Don't Care

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.5 to +20	V
V_I	DC Input Voltage	-0.5 to V_{DD} + 0.5	V
I_I	DC Input Current	± 10	mA
P_D	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T_{op}	Operating Temperature	-55 to +125	°C
T_{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	3 to 1 8	V
V_I	Input Voltage	0 to V_{DD}	V
T_{op}	Operating Temperature	-55 to 125	°C

DC SPECIFICATIONS

Symbol	Parameter	Test Condition				Value							Unit
		V_{IS} (V)	V_{EE} (V)	V_{SS} (V)	V_{DD} (V)	T_A = 25°C			-40 to 85°C		-55 to 125°C		
						Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
I_L	Quiescent Device Current (all switches ON or all switches OFF)				5		0.04	5		150		150	μA
					10		0.04	10		300		300	
					15		0.04	20		600		600	
					18		0.08	100		3000		3000	
SWITCH													
R_{ON}	Resistance	$0 \leq V_I \leq V_{DD}$	0	0	5		470	1050		1200		1200	Ω
					10		180	400		520		520	
					15		125	280		360		360	
Δ_{ON}	Resistance Δ_{RON} (between any 2 of 4 switches)	$0 \leq V_I \leq V_{DD}$	0	0	5		10						Ω
					10		10						
					15		5						
OFF*	Channel Leakage Current (All Channel OFF) (COMMON O/I)		0	0	18		±0.1	100		1000		1000	nA
OFF*	Channel Leakage Current (Any Channel OFF)		0	0	18		±0.1	100		1000		1000	nA
C_I	Input Capacitance		-5	-5	5		5						pF
C_O	Output Capacitance						18						
C_{IO}	Feed through						0.2						
CONTROL (Address or Inhibit)													
V_{IL}	Input Low Voltage	= VDD thru 1KΩ	$V_{EE} = V_{SS}$ R_L = 1KΩ to V_{SS} I_{IS} < 2μA (on all OFF channels)		5			1.5		1.5		1.5	V
					10			3		3		3	
					15			4		4		4	
V_{IH}	Input High Voltage				5	3.5			3.5		3.5		V
					10	7			7		7		
					15	11			11		11		
I_{IH}, I_{IL}	Input Leakage Current	V_I = 0/18V			18		$\pm 10^{-3}$	±0.1		±1		±1	μA
C_I	Input Capacitance						5	7.5					pF

* Determined by minimum feasible leakage measurement for automating testing.

DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C, C_L = 50pF, all input square wave rise and fall time = 20 ns)

Parameter	Test Condition							Value			Unit
	V_{EE} (V)	R_L (KΩ)	f_I (KHz)	V_I (V)	V_{SS} (V)	V_{DD} (V)		Min.	Typ.	Max.	
Propagation Delay Time (signal input to output)		200		V_{DD}		5			30	60	ns
						10			15	30	
						15			11	20	
Frequency Response Channel "ON" (sine wave input) at 20 log V_O/V_I = - 3dB	= V_{SS}	1		5(*)		10	V_O at Common OUT/IN		25		MHz
							V_O at any channel		60		
Feed through (all channels OFF) at 20 log V_O/V_I = - 40dB	= V_{SS}	1		5(*)		10	V_O at Common OUT/IN		10		MHz
							V_O at any channel		8		
Frequency Signal Crosstalk at 20 log V_O/V_I = -40dB	= V_{SS}	1		5(*)		10	Between Sections (measured on common)		6		MHz
							Between Sections (measured on any channel)		10		
Sine Wave Distortion f_{IS} = 1KHz Sine Wave	= V_{SS}	10	1	2(*)		5			0.3		%
				3(*)		10			0.2		
				5(*)		15			0.12		
CONTROL (Address or Inhibit)											
Propagation Delay: Address to Signal OUT (Channels ON or OFF)	0				0	5			360	720	ns
	0				0	10			160	320	
	0				0	15			120	240	
	-5				0	5			225	450	
Propagation Delay: Inhibit to Signal OUT (Channel turning ON)	0	1			0	5			360	720	ns
	0				0	10			160	320	
	0				0	15			120	240	
	-10				0	5			200	400	
Propagation Delay: Inhibit to Signal OUT (Channel turning OFF)	0	10				5			200	450	ns
	0					10			90	210	
	0					15			70	160	
	-10					5			130	300	
Address or Inhibit to Signal Crosstalk	0	10 (1)			0	10	$V_C = V_{DD}$-V_{SS} (square wave)		65		mV peak

(1) Both ends of channel.
* Peak to Peak voltage symmetrical about (V_{DD} - V_{EE}) /2